

# 12-CHANNELS PRE-PROGRAMMABLE CONSTANT CURRENT LED DRIVER

#### **General Description**

The DM621 is an innovative LED driver that integrates a new data transmit interface in order to eliminate control pins and accomplish most lighting applications easily. By the interaction of SIN and DCK, DM621 could be pre-programmed to set operating modes that involve GCK frequency division, PWM grayscale selection, inverse IOUT PWM signal, and GCK frequency selection. DM621 also provides the auto-latch function and incorporates a particular PWM method. The IOUT waveform is averagely divided into 16 sections in order to reduce the flickers and enhance the visual refresh rate. The DM621 could also be constructed as a PWM controller for LED drivers. In this case, resistors have to be connected at output pins to achieve this function.

This chip incorporates shift registers, data latches, 4x3-channel constant current circuitry with current value set by 3 external resistors, and 256/1024/4096/16384 gray level PWM function unit. Each channel provides a maximum current of 60mA. The maximum output sustaining voltage of 28V would make more serial LEDs possible. And DM621 also integrates an internal regulator to offer stable power supply voltage up to 18V adequate in the LED decorating applications.

## Features

- 4 x 3(R/G/B) Output Channels
- 8/10/12/14-bits PWM grayscale Control
- Maximum Clock Frequency: 20MHz
- Constant Current Output: 5mA to 60mA
- Maximum Output Sustaining voltage: 28V
- Power Supply Voltage: 5V to 18V
- Average Separated IOUT PWM Waveform
- Auto-latch Function
- Serial Shift-In Architecture for Data of Grayscale, frequency Division and PWM bit number
- Incorporating internal GCK oscillator 10MHz
- Package: TSSOP24, QFN20
- Constant Current Matching:  $(Ta = 25^{\circ}C \cdot VDD = 12V)$ 
  - Chip-to-Chip:  $\pm$  6.0% (max)
  - Bit-to-Bit:  $\pm$  3.0% (max)



#### **Block Diagram**



Figure 1. Functional Schematic of Whole Chip

The schematic of DM621 comprises of several fundamental units as shown in Figure1. The grayscale data and command data, transferred according to the synchronous clock DCK, are input into the SIN pin of DM621. Meanwhile, the combination of DCK and SIN data could produce the control signal of switching these two modes and achieve the auto-latch function.



## **Pin Description**

| PIN NAME     | FUNCTION  |  |  |
|--------------|---|--|--|
| VDD          | Power supply terminal   |  |  |
|              | Synchronous clock input for serial data.                                    |  |  |
| DCK          | The input data of SIN is transferred at rising                              |  |  |
|              | edges of DCK. It also could be used as GCK.                                 |  |  |
| DCKO         | Synchronous clock output  |  |  |
| VSS_DR       | Driver ground terminal  |  |  |
| SIN          | Serial input for grayscale data   |  |  |
| SOUT         | Serial output for grayscale data  |  |  |
| REXT_R       |   |  |  |
| REXT_G       | External resistor connected between REXT and GND for driver current setting |  |  |
| REXT_B       | or D for arrent current setting.  |  |  |
| IOUT_R [3:0] |   |  |  |
| IOUT_G [3:0] | LED driver outputs  |  |  |
| IOUT_B [3:0] |   |  |  |

## Pin Configuration (Top View)



Figure 2. The Package of QFN20





DM621



## **Maximum Ratings** (Ta = 25°C, Tj<sub>(max)</sub> = 150°C)

| CHARACTERISTIC        | SYMBOL           | RATING                         | UNIT |
|-----------------------|------------------|--------------------------------|------|
| Supply Voltage        | Vdd              | 18                             | V    |
| Input Voltage         | Vin              | 5                              | V    |
| Output Current        | Ιουτ             | 60                             | mA   |
| Output Voltage        | Vout             | 28                             | V    |
| DCK Frequency         | F <sub>DCK</sub> | 20                             | MHz  |
| IGND Terminal Current | Ignd             |                                | mA   |
| Power Dissipation     | PD               | (QFN20); (SSOP24)<br>(Ta=25°C) | w    |
| Thermal Resistance    | Rth(j-a)         | (QFN20); (SSOP24)              | °C/W |
| Operating Temperature | Topr             | 85                             | °C   |
| Storage Temperature   | Tstg             | 150                            | °C   |

## **Recommended Operating Condition**

| CHARACTERISTIC        | SYMBOL           | CONDITION                    | MIN. | TYP. | MAX. | UNIT |
|-----------------------|------------------|------------------------------|------|------|------|------|
| Supply Voltage        | VDD              | X                            | 5    |      | 18   | V    |
| Output Voltage        | Vout             |                              | _    | _    | 28   | V    |
| Operating Temperature | T <sub>OPR</sub> | · · · ·                      | -40  |      | 85   | °C   |
|                       | IOUT             | OUT                          | 5    | _    | 60   | mA   |
| Output Current        | I <sub>OH</sub>  | Serial-Output (SOUT/DCK_OUT) |      |      | 2    | mA   |
|                       | I <sub>OL</sub>  | Serial-Output (SOUT/DCK_OUT) |      |      | -2   | mA   |
|                       | VIH              | VDD-5V, 17V                  | 4    |      | 5    | V    |
| input vonage          | VIL              | VDD-JV~1/V                   | 0    |      | 1    | v    |

## Electrical Characteristics (VDD = 12 V, Ta = 25°C unless otherwise noted)

| CHARACTERISTIC                     | SYMBOL  | CONDITION                                      |                | MIN. | TYP.         | MAX. | UNIT  |
|------------------------------------|---|--|----------------|------|--------------|------|-------|
| Input Voltage "H" Level            | VIH   | _  | _              |      | _            | 5    | V     |
| Input Voltage "L" Level            | VIL   | _  |                | 0    | _            | 1    | v     |
| Output Leakage Current             | I <sub>OL</sub>   | VOUT =   | VOUT = 26 V    |      | _            | 1.0  | uA    |
| Output Current Skew<br>(Bit-Bit)   | ∆Iout   | VOUT = 1V                                      | IOUT=10mA      |      | _            | ±3   | %     |
| Output Current Skew<br>(Chip-Chip) | $\Delta$ lout   | VOUT = 1V                                      | IOUT=10mA      |      |              | ±6   | %     |
| Output Voltage Regulation          | Ι   | Vout = 1.2V ~ 5.0V<br>(% / Vout)               | IOUT=10mA      | _    | 0.1          | 0.5  | % / V |
| Supply Voltage Regulation          | % / VREF  | $VDD = 5V \sim 17V$                            |                | -6   | 0.5          | 1    | % / V |
|                                    | Supply Current "OFF" $Idd_{(off)}$ $REXT = OPEN, all outputs of REXT = \Omega (Iout=10mA), all outputs off$ |  | ll outputs off |      | $\mathbf{V}$ | _    |       |
| Supply Current "OFF"               |   |  | ut=10mA),      |      | /            | _    | mA    |
| Supply Current "ON"                | Idd (on)  | REXT = $\Omega$ (Iout=10mA),<br>all outputs on |                |      |              |      |       |

## Switching Characteristics (Ta = 25 °C unless otherwise noted)

| CHARACTERISTIC                         | SYMBOL                 | CONDITION                     | MIN. | TYP. | MAX. | UNIT |
|--|------------------------|-------------------------------|------|------|------|------|
| SOUT Propagation Delay<br>("L" to "H") | tPLH(sout)             |                               |      | 20   |      | ns   |
| SOUT Propagation Delay<br>("H" to "L") | t <sub>PHL(sout)</sub> |                               |      | 20   |      | ns   |
| DCKO Propagation Delay<br>("L" to "H") | t <sub>PLH(DCKO)</sub> |                               |      | 20   | _    | ns   |
| DCKO Propagation Delay<br>("H" to "L") | t <sub>PHL(DCKO)</sub> | VDD=12V                       |      | 20   | _    | ns   |
| Output Current Rise Time               | tor                    | VIH=5V<br>VIL=GND             |      | 50   | —    | ns   |
| Output Current Fall Time               | tof                    | Rext=Ω<br>VLED=5V             | _    | 20   | —    | ns   |
| SIN Setup Time                         | t <sub>setup</sub>     | RL= $120\Omega$<br>CL= $13pF$ |      | 1    | _    | ns   |
| SIN Hold Time                          | t <sub>hold</sub>      |                               | _    | 3    | _    | ns   |
| Command Delay Time                     | t <sub>CMD</sub>       |                               | _    | 10   | _    | ns   |
| DCK Pulse Width                        | T <sub>w(DCK)</sub>    |                               | _    | 25   |      | ns   |
| GCK Pulse Width                        | T <sub>w(GCK)</sub>    |                               |      | 25   |      | ns   |











Figure 6. Serial Shift-In Luminance Data Structure

This serial shift (shift register) architecture follows a FIFO (first-in first-out) format. The MSB (Most Significant Bit) data is the first data bit that shift into the driver. The LSB (Least Significant Bit) data is the last bit in the data sequence. And the PWM [1:0] command determines the data rate of each channel.



## Average Separated PWM Waveform

The DM621 incorporates a new PWM method, hence the IOUT waveform demonstrates a very different characteristic compared to conventional PWM method. The IOUT waveform is averagely divided into 16 sections in a whole PWM period at each PWM mode. Furthermore, this progressive algorithm could efficiently reduce flickers and enhance the visual refresh rate.

|                    | IOUT = 2 GCK cycle          |                                     | 4               |
|--------------------|-----------------------------|-------------------------------------|-----------------|
| Conventional       |                             | (2 / 1024)*100% Luminance           |                 |
| Particular         | Π                           | Π                                   | $\rightarrow$ t |
| Conventional       | IOUT = 4 GCK.cycle          | (4 / 1024)*100% Luminance           |                 |
| Particular         | п                           |                                     | →t              |
| Conventional       | IOUT = 8 GCK cycle          | (8 / 1024)*100% Luminance           | → t             |
| Particular         |                             |                                     | → t             |
| Conventional       | IOUT = 16 GCK cycle   12343 | (16 / 1024)*100% Luminance          | → t             |
| Particular         |                             |                                     | ∏t              |
| Conventional       | K IOUT = 32 GCK cyclc       | 3 35 (32 / 1024)*100% Luminance     | <b>→</b> t      |
| Particular         |                             |                                     | ∏_→ t           |
|                    | Figure 7. The Progre        | ssive PWM Method (1)                |                 |
| <b></b>            | $\bullet = 256 t_{GCK}$     |                                     | >t              |
|                    | 10-bits PWM = 1024 t        | GCK                                 | ≻ t             |
| <u>□</u> □ □ □ □ □ |                             | 12-bits PWM = 4096 t <sub>GCK</sub> | ≻ (             |
| <u> </u>           | 14-bits PWM =               | : 16384 t <sub>GCK</sub>            | □<br>→ t        |
|                    | Figure 8. The Progre        | ssive PWM Method (2)                |                 |



#### Command/Data Switching and Auto-latch Function





Figure 9(b). The Auto-latch Method

DM621 combines the signals of DCK and SIN to realize the Command/Data switching and Auto-latch function. When the area that DCK stays at high level includes two positive edges of SIN, DM621 would switch automatically to the command data mode, illustrated in Figure 9(a). At this time, 8-bits command data could be transmitted to set the operating condition adequate for different applications. As the process of command data transmission is accomplished, a latch signal would have to be executed by Auto-latch function. And this chip would latch command data into internal registers and return to the grayscale data mode as a latch instruction is executed. The Auto-latch function is realized by this method that the area that DCK stays at high level includes only one positive edge of SIN, illustrated in Figure 9(b). Note that the latch signal of command data and grayscale data could be completed according to the same Auto-latch process.

Both Command/Data switching and Auto-latch process would produce signals to control synchronously every serial DM621s. Therefore, each serial DM621 would enter the command mode and execute a latch instruction simultaneously. And DM621 also supports the internal synchronous clock for grayscale display. These characteristics would make great grayscale display possible. In this specific design, the smallest limitation of  $t_{CMD}$ , the time from the positive edge of DCK to the first positive edge of SIN, is 15ns in order to promise the correct command and grayscale data could be received.

Note that command data have to be transmitted to pre-programmed DM621s when the system is restarted because there are no EEPROM in this chip to save the command data and the grayscale data.

Page 9



## **Command Data**

| COMMAND    | FUNCTION                                     |          |
|------------|--|----------|
|            | 8/10/12/14-bits PWM mode selection           |          |
|            | PWM [1:0] = 2'b00: 8-bits PWM count          |          |
| PWM [1:0]  | PWM [1:0] = 2'b01: 10-bits PWM count         |          |
|            | PWM [1:0] = 2'b10: 12-bits PWM count         |          |
|            | PWM [1:0] = 2'b11: 14-bits PWM count         |          |
|            | GCK frequency division selection             |          |
|            | FREQ [1:0] = 2'b00: GCK=CLK                  |          |
| FREQ [1:0] | FREQ [1:0] = 2'b01: GCK=CLK/2                |          |
|            | FREQ [1:0] = 2'b10: GCK=CLK/4                |          |
|            | FREQ [1:0] = 2'b11: GCK=CLK/8                | $\frown$ |
|            | GCK source selection                         |          |
| OSC        | OSC =1'b0: Internal oscillator (10MHz)       |          |
|            | OSC =1'b1: External DCK signal               |          |
|            | Inverse PWM data selection                   |          |
| POLAR      | POLAR =1'b0: Normal PWM signal               |          |
|            | POLAR =1'b1: Inverse PWM signal              |          |
|            | Command Data Error Code (avoid interference) |          |
| DEC [1:0]  | DEC [1:0] =2'b11: Command data is enable     |          |
|            | DEC [1:0] =others: Command data is disable   |          |

## **Timing Diagram**

By the interaction of DCK and SIN data, DM621 could produce the internal CMD and LATCH signal to control the system automatically.

(Note\*: CMD and LATCH are both the internal control signals)

(Note\*\*: CMD="1"  $\rightarrow$  command data mode, CMD="0"  $\rightarrow$  grayscale data mode)

#### Command Data:







When there is two positive edges of SIN at DCK="H", DM621 produces CMD signal to switch to command data mode. Then users have to input 8bits command data to set the DM621 operating conditions described above. DM621 will latch command data into internal registers by incorporating one positive edge of SIN at DCK="H". Meanwhile, the CMD signal will return to zero.

Grayscale Data:



Figure 11. The timing diagram of grayscale data

According to the operating condition set at command mode, DM621 receives the 8bits/ 10bits/12bits/14bits PWM grayscale data. DM621 will latch grayscale data by incorporating one positive edges of SIN at DCK="H". Figure 11 is an illustration of 10-bits PWM grayscale data when the command data PWM [1:0]=2'b01.



Complete Data Transference:

Figure 11. Detailed timing diagram of data transference

This is an illustration of the complete data transference of DM621. The command data sets the condition is 10-bits PWM mode, no GCK frequency division, no inverse PWM signal and the internal oscillator is utilized.







If a lot of DM621s are connected in series, data could be transmitted according to the process illustrated in Figure 12. The Command/Data Switching function is executed just one time to set the operating conditions of all serial chips. After all command data and grayscale data are transmitted completely, an Auto-latch function is executed to latch data into internal registers.

#### **Driver Output Current**

Constant-current value of each output channel is set by an external resistor, which is connected between the REXT pin and GND. Varying the resistor value can adjust the current scale ranging from 5mA to 60mA. The reference voltage (Vrext) of REXT terminal is approximately 1.2V. The constant current formula is







(1) DCK global connection (Figure 14):

DM621

## **Application Diagram**



Just connected as the architecture illustrated above, DM621 could automatically produce the global latch and make serial data possible. The system just needs four lines (VDD, VSS, SIN, DCK) to realize the serial architecture.

(3) PWM generator (Figure 16):



DM621 could be utilized as a PWM generator. In this case, DM621 will output inverse PWM signals by the POLAR command.



#### Package Outline

#### TSSOP24





QFN20 (4mm\*4mm)

