

SLD20N06T



60V N-Channel MOSFET

General Description

This Power MOSFET is produced using Maple semi's advanced Trench technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as DC/DC converters and high efficiency switching for power management in portable and battery operated products.

Features

- 20A, 60V, $R_{DS(on)Typ} = 24m\Omega @ V_{GS} = 10V$
- Low gate charge (typical 25nC)
- High ruggedness
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability



Absolute Maximum Ratings $T_C = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | SLD20N06T | Units |
|----------------|---|-------------|---------------------|
| V_{DSS} | Drain-Source Voltage | 60 | V |
| I_D | Drain Current - Continuous ($T_C = 25^\circ\text{C}$) - Continuous ($T_C = 100^\circ\text{C}$) | 20 | A |
| | | 13 | A |
| I_{DM} | Drain Current - Pulsed (Note 1) | 80 | A |
| V_{GSS} | Gate-Source Voltage | ± 20 | V |
| EAS | Single Pulsed Avalanche Energy (Note 2) | 450 | mJ |
| I_{AR} | Avalanche Current (Note 1) | 50 | A |
| E_{AR} | Repetitive Avalanche Energy (Note 1) | 23 | mJ |
| dv/dt | Peak Diode Recovery dv/dt (Note 3) | 4.5 | V/ns |
| P_D | Power Dissipation ($T_C = 25^\circ\text{C}$) - Derate above 25°C | 55 | W |
| | | - | W/ $^\circ\text{C}$ |
| T_J, T_{STG} | Operating and Storage Temperature Range | -55 to +175 | $^\circ\text{C}$ |
| T_L | Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds | 300 | $^\circ\text{C}$ |

* Drain current limited by maximum junction temperature.

Thermal Characteristics

| Symbol | Parameter | SLD20N06T | Units |
|-----------------|---|-----------|---------------------------|
| $R_{\theta JC}$ | Thermal Resistance, Junction-to-Case | 2.7 | $^\circ\text{C}/\text{W}$ |
| $R_{\theta JS}$ | Thermal Resistance, Case-to-Sink Typ. | | $^\circ\text{C}/\text{W}$ |
| $R_{\theta JA}$ | Thermal Resistance, Junction-to-Ambient | 62.5 | $^\circ\text{C}/\text{W}$ |

Package Marking

| Part Number | Top Marking | Package | Packing Method | MOQ | QTY |
|-------------|-------------|---------|----------------|------|-------|
| SLD20N06T | SLD20N06T | D-Pak | Tape & Reel | 2500 | 25000 |

Electrical Characteristics

$T_C = 25^\circ\text{C}$ unless otherwise noted

| Symbol | Parameter | Test Conditions | Min | Typ | Max | Units |
|--------|-----------|-----------------|-----|-----|-----|-------|
|--------|-----------|-----------------|-----|-----|-----|-------|

Off Characteristics

| | | | | | | |
|------------|------------------------------------|---|----|----|------|---------------|
| BV_{DSS} | Drain-Source Breakdown Voltage | $V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$ | 60 | -- | -- | V |
| I_{DSS} | Zero Gate Voltage Drain Current | $V_{DS} = 60\text{ V}, V_{GS} = 0\text{ V}$ | -- | -- | 1 | μA |
| | | $V_{DS} = 48\text{ V}, T_C = 150^\circ\text{C}$ | -- | -- | 10 | μA |
| I_{GSSF} | Gate-Body Leakage Current, Forward | $V_{GS} = 20\text{ V}, V_{DS} = 0\text{ V}$ | -- | -- | 100 | nA |
| I_{GSSR} | Gate-Body Leakage Current, Reverse | $V_{GS} = -20\text{ V}, V_{DS} = 0\text{ V}$ | -- | -- | -100 | nA |

On Characteristics

| | | | | | | |
|--------------|-----------------------------------|---|-----|-----|-----|------------|
| $V_{GS(th)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$ | 1.0 | 1.5 | 2.5 | V |
| $R_{DS(on)}$ | Static Drain-Source On-Resistance | $V_{GS} = 10\text{ V}, I_D = 10\text{ A}$ | -- | 24 | 29 | m Ω |
| | | $V_{GS} = 4.5\text{ V}, I_D = 10\text{ A}$ | -- | 28 | 39 | m Ω |

Dynamic Characteristics

| | | | | | | |
|-----------|------------------------------|--|----|------|----|----|
| C_{ISS} | Input Capacitance | $V_{DS} = 25\text{ V}, V_{GS} = 0\text{ V},$ $f = 1.0\text{ MHz}$ | -- | 1480 | -- | pF |
| C_{OSS} | Output Capacitance | | -- | 72 | -- | pF |
| C_{RSS} | Reverse Transfer Capacitance | | -- | 64 | -- | pF |

Switching Characteristics

| | | | | | | |
|--------------|---------------------|---|----|------|----|----|
| $t_{d(on)}$ | Turn-On Delay Time | $V_{DD} = 30\text{ V}, I_D = 10\text{ A},$ $R_G = 25\text{ }\Omega$ (Note 4, 5) | -- | 7.5 | -- | ns |
| t_r | Turn-On Rise Time | | -- | 21 | -- | ns |
| $t_{d(off)}$ | Turn-Off Delay Time | | -- | 16 | -- | ns |
| t_f | Turn-Off Fall Time | | -- | 23.5 | -- | ns |
| Q_g | Total Gate Charge | $V_{DS} = 30\text{ V}, I_D = 10\text{ A},$ $V_{GS} = 10\text{ V}$ (Note 4, 5) | -- | 25 | -- | nC |
| Q_{gs} | Gate-Source Charge | | -- | 4.5 | -- | nC |
| Q_{gd} | Gate-Drain Charge | | -- | 6.5 | -- | nC |

Drain-Source Diode Characteristics and Maximum Ratings

| | | | | | | |
|----------|---|---|----|----|-----|----|
| I_S | Maximum Continuous Drain-Source Diode Forward Current | -- | -- | 20 | A | |
| I_{SM} | Maximum Pulsed Drain-Source Diode Forward Current | -- | -- | 80 | A | |
| V_{SD} | Drain-Source Diode Forward Voltage | $V_{GS} = 0\text{ V}, I_S = 20\text{ A}$ | -- | -- | 1.2 | V |
| t_{rr} | Reverse Recovery Time | $V_{GS} = 0\text{ V}, I_S = 20\text{ A},$ | -- | 29 | -- | ns |
| Q_{rr} | Reverse Recovery Charge | $di_F / dt = 100\text{ A/us}$ (Note 4) | -- | 45 | -- | nC |

Notes:

1. Repetitive Rating : Pulse width limited by maximum junction temperature
2. $I_{AS} = 12\text{ A}, V_{DD} = 50\text{ V}, R_G = 25\text{ }\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq I_D, di/dt \leq 200\text{ A/us}, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse width $\leq 300\text{ }\mu\text{s}$, Duty cycle $\leq 2\%$
5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9. Maximum Safe Operating Area




Figure 10. Maximum Drain Current vs Case Temperature






Figure 11. Transient Thermal Response Curve



Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms




Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms



TO-252 OUTLINE



NOTE:

- 1 The plastic package is not marked as smooth surface $R_a=0.1$; Subglossy surface $R_a=0.8$
2. Undeclared tolerance ± 0.25 , Unmarked fillet $R_{max}=0.25$