

# **ExpressCard™ POWER INTERFACE SWITCH**

Check for Samples: TPS2231 TPS2236

#### **FEATURES**

- Meets the ExpressCard™ Standard (ExpressCard|34 or ExpressCard|54)
- Compliant with the ExpressCard™ Compliance Checklists
- Fully Satisfies the ExpressCard™ Implementation Guidelines
- Supports Systems with WAKE Function
- TTL-Logic Compatible Inputs
- Short Circuit and Thermal Protection
- –40°C to 85°C Ambient Operating Temperature Range

- Available in a 20-pin TSSOP, a 20-pin QFN, or 24-pin PowerPAD™ HTSSOP (Single)
- Available in a 32-pin PowerPAD™ HTSSOP (Dual)

#### **APPLICATIONS**


- Notebook Computers
- Desktop Computers
- Personal Digital Assistants (PDAs)
- Digital Cameras
- TV and Set Top Boxes

#### **DESCRIPTION**

The TPS2231 and TPS2236 ExpressCard power interface switches provide the total power management solution required by the ExpressCard specification. The TPS2231 and TPS2236 ExpressCard power interface switches distribute 3.3 V, AUX, and 1.5 V to the ExpressCard socket. Each voltage rail is protected with integrated current-limiting circuitry.

The TPS2231 supports systems with single-slot ExpressCard|34 or ExpressCard|54 sockets. The TPS2236 supports systems with dual-slot ExpressCard sockets.

End equipment for the TPS2231 and TPS2236 include notebook computers, desktop computers, personal digital assistants (PDAs), and digital cameras.



 $\triangle$ 

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments.

ExpressCard is a trademark of Personal Computer Memory Card International Association.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **AVAILABLE OPTIONS**

-	NUMBER OF CHANNELS	PACKAGED DEVICES (1) (2)				
TA	NUMBER OF CHANNELS	TSSOP	PowerPAD HTSSOP	QFN		
		TPS2231PW	TPS2231PWP	TPS2231RGP		
	Single			TPS2231MRGP <sup>(3)</sup>		
-40°C to 85°C				TPS2231MRGP-1 <sup>(4)</sup>		
				TPS2231MRGP-2 <sup>(5)</sup>		
				TPS2231MRGP-3 <sup>(6)</sup>		
	Dual		TPS2236DAP			

- (1) The package is available taped and reeled. Add an R suffix to device types (e.g., TPS2231PWPR).
- (2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (3) The TPS2231MRGP is identical to the TPS2231 with the exception of the PowerPAD dimensions. See the Thermal Pad Mechanical data portion of this data sheet for specific information. The thermal pad for the TPS2231MRGP and TPS2231MRGP-1 is 2,2 mm; the thermal pad for the TPS2231RGP is 2,7 mm × 2,7 mm.
- (4) The TPS2231MRGP-1 is identical to the TPS2231MGRP with the exception that the orientation of the part in the reel is rotated 180°. See the Package Materials Information portion of this data sheet for specific information.
- (5) The TPS2231MRGP-2 is identical to the TPS2231MRGP with the exception that the orientation of the part in the reel is rotated 90° and does not have an internal pull-up resistor between AUX IN and SYSRST. See the Package Materials Information portion of this data sheet for specific information.
- (6) The TPS2231MRGP-3 is identical to the TPS2231MRGP with the exception that the 1.5VIN and 3.3VIN UVLO circuits are independent.

#### **ABSOLUTE MAXIMUM RATINGS**

over operating free-air temperature range (unless otherwise noted)(1)

			,	TPS223x	UNIT	
		V <sub>I(3.3VIN)</sub>		-0.3 to 6	V	
$V_{I}$	Input voltage range for card power	V <sub>I(1.5VIN)</sub>		-0.3 to 6	V	
	power	V <sub>I(AUXIN)</sub>		-0.3 to 6	V	
	Logic input/output voltage			-0.3 to 6	V	
		V <sub>O(3.3VOUT)</sub>		-0.3 to 6	V	
Vo	Output voltage range	V <sub>O(1.5VOUT)</sub>		-0.3 to 6	V	
		V <sub>O(AUXOUT)</sub>		-0.3 to 6	V	
	Continuous total power dissipat		See Dissipation Rating	Table		
		I <sub>O(3.3VOUT)</sub>		Internally limited		
Io	Output current	I <sub>O(AUXOUT)</sub>		Internally limited		
		I <sub>O(1.5VOUT)</sub>		Internally limited		
	OC sink current	·		10	mA	
	PERST sink/source current			10	mA	
TJ	Operating virtual junction temperature	erature range		-40 to 120	°C	
T <sub>stg</sub>	Storage temperature range			-55 to 150	°C	
	Lead temperature 1,6 mm (1/16	6 inch) from case for 10 sec	conds	260	°C	
			TPS2231			
ESD	Electrostatic discharge	Human body model (HBM) MIL-STD-883C	TPS2236, all pins except PERSTx and OCx	2	kV	
	protection		TPS2236, PERSTx and OCx	1.5	kV	
		Charge device model (0	CDM)	500	V	

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Submit Documentation Feedback

Copyright © 2004–2009, Texas Instruments Incorporated



## **DISSIPATION RATINGS (Thermal Resistance = °C/W)**

PACKAGE	T <sub>A</sub> ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
PW (20) <sup>(1)</sup>	704.2 mW	7.41 mW/°C	370.6 mW	259.5 mW
PWP (24) <sup>(1)</sup>	3153 mW	33.19 mW/°C	1659.5 mW	1161.6 mW
RGP (20) (2)	3277.5 mW	34.5 mW/°C	1725 mW	1207.3 mW
DAP (32) <sup>(1)</sup> PowerPAD not soldered down	993.4 mW	10.46 mW/°C	522.8 mW	366 mW
DAP (32) <sup>(1)</sup>	4040.8 mW	42.55 mW/°C	2126.8 mW	1488.7 mW

<sup>(1)</sup> These devices are mounted on an JEDEC low-k board (2-oz. traces on surface), (The table is assuming that the maximum junction temperature is 120°C). The power pad on the device must be soldered down to the power pad on the board if best thermal performance is needed.

#### RECOMMENDED OPERATING CONDITIONS

			MIN	MAX	UNIT
V <sub>I(3.3VIN)</sub>		3.3VIN is only required for its respective functions	3	3.6	
V <sub>I(1.5VIN)</sub>	Input voltage	1.5VIN is only required for its respective functions	1.35	1.65	V
V <sub>I(AUXIN)</sub>		AUXIN is required for all circuit operations	3	3.6	
I <sub>O(3.3VOUT)</sub>			0	1.3	Α
I <sub>O(1.5VOUT)</sub>	Continuous output current	T <sub>J</sub> = 120°C	0	650	mA
I <sub>O(AUXOUT)</sub>			0	275	mA
TJ	Operating virtual junction tem	perature	-40	120	°C

#### **ELECTRICAL CHARACTERISTICS**

 $\begin{aligned} &T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = V_{I(AUXIN)} = 3.3 \ \text{V}, \ V_{I(1.5\text{V}|\underline{N})} = 1.5 \ \text{V}, \ V_{I(/SHDNx)}, \ V_{I(/STBYx)} = 3.3 \ \text{V}, \ V_{I(/CPPEx)} = V_{I(/CPUSBx)} = 0 \ \text{V}, \\ &V_{I(/SYSRST)} = 3.3 \ \text{V}, \ \overline{\text{OCx}} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{\text{PERSTx}} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$ 

	I	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER S	SWITCH			45				
		3.3VIN to 3.3VOUT with two switches	T <sub>J</sub> = 25°C, I = 1300 mA each		45		O	
		on for dual	T <sub>J</sub> = 100°C, I = 1300 mA each			68	11177	
	Power switch resistance	1.5VIN to 1.5VOUT With two switches	T <sub>J</sub> = 25°C, I = 650 mA each		46		mΩ	
		on for dual	T <sub>J</sub> = 100°C, I = 650 mA each			70		
		AUXIN to AUXOUT with two switches	T <sub>J</sub> = 25°C, I = 275 mA each		120		mΩ	
	on for dual		T <sub>J</sub> = 100°C, I = 275 mA each			200	11177	
R <sub>(DIS_FET)</sub>	Discharge resista	nce on 3.3V/1.5V/AUX outputs	V <sub>I(/SHDNx)</sub> = 0 V, I <sub>(discharge)</sub> = 1 mA	100 500		Ω		
	. Short-circuit	I <sub>OS(3.3VOUT)</sub> (steady-state value)		1.35	2	2.5	Α	
Ios		I <sub>OS(1.5VOUT)</sub> (steady-state value)	T <sub>J</sub> (-40, 120°C]. Output powered into a short	0.67	1	1.3	Α	
		I <sub>OS(AUXOUT)</sub> (steady-state value)		275	450	600	mA	
		Trip point T	Rising temperature, not in overcurrent condition	155	165		°C	
	Thermal shutdown	Trip point, T <sub>J</sub>	Overcurrent condition	120	130		C	
	0.10.00	Hysteresis			10			
			$V_{O(3.3VOUT)}$ with 100-m $\Omega$ short		43	100		
	Current-limit response time	From short to the 1 <sup>st</sup> threshold within 1.1 times of final current limit, $T_J = 25^{\circ}C$	$V_{O(1.5VOUT)}$ with 100-m $\Omega$ short, TPS2231		100	140	μs	
			$V_{O(1.5VOUT)}$ with 100-m $\Omega$ short, TPS2236		110	150		
			$V_{O(AUXOUT)}$ with 100-m $\Omega$ short		38	100		

<sup>(2)</sup> This device is mounted on a JEDEC JESO51.5 high-k board (2 signal, 2 plane). The values assume a maximum junction temperature of 120°C.

<sup>(1)</sup> Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.



## **ELECTRICAL CHARACTERISTICS (continued)**

 $\begin{aligned} &T_{J}=25^{\circ}\text{C},\ V_{I(3.3\text{VIN})}=\underline{V_{I(\text{AUXIN})}}=3.3\ \text{V},\ V_{I(1.5\text{VIN})}=1.5\ \text{V},\ V_{I(/\text{SHDNx})},\ V_{I(/\text{STBYx})}=3.3\ \text{V},\ V_{I(/\text{CPPEx})}=V_{I(/\text{CPUSBx})}=0\ \text{V},\\ &V_{I(/\text{SYSRST})}=3.3\ \text{V},\ \overline{\text{OCx}}\ \text{and}\ \text{RCLKENx}\ \text{and}\ \overline{\text{PERSTx}}\ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$ 

	F	PARAMETER	_	TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
			I <sub>I(AUXIN)</sub>				125	200	ı
		Normal operation of TPS2236	I <sub>I(3.3VIN)</sub>				17.5	25	μA
l.	Operation input		I <sub>I(1.5VIN)</sub>	Outputs are unloaded, T <sub>J</sub> [–40, 120°C] (does not in	clude CPPEv and		5.5	15	
I	quiescent current		I <sub>I(AUXIN)</sub>	CPUSBx logic pullup curren		85	150		
		Normal operation of TPS2231	I <sub>I(3.3VIN)</sub>				10	15	μΑ
		6220.	I <sub>I(1.5VIN)</sub>				2.5	10	i
			I <sub>I(AUXIN)</sub>				200	320	
		Normal operation of TPS2236	I <sub>I(3.3VIN)</sub>	Outputs are unloaded, T,[-40, 120°C] (include			17.5	25	μΑ
		62266	I <sub>I(1.5VIN)</sub>				5.5	15	i
Total input		I <sub>I(AUXIN)</sub>	CPPEx and CPUSBx logic p	oullup currents)		120	210		
	Normal operation of TPS2231	I <sub>I(3.3VIN)</sub>				10	15	μΑ	
	11 02201	I <sub>I(1.5VIN)</sub>				2.5	10	i	
I	quiescent current		I <sub>I(AUXIN)</sub>				250	440	
		Shutdown mode of TPS2236	I <sub>I(3.3VIN)</sub>		<del></del>		3.5	20	μΑ
	11 02230	I <sub>I(1.5VIN)</sub>	CPUSB = CPPE = 0 V SHD FETs are on) (include CPPE			0.1	20	ı	
		I <sub>I(AUXIN)</sub>	pullup currents and SHDN p			144	270		
		Shutdown mode of TPS2231	I <sub>I(3.3VIN)</sub>	- 120°C]			3.5	10	μΑ
		17 32231	I <sub>I(1.5VIN)</sub>				0.5	10	
			I <sub>I(AUXIN)</sub>				40	100	
		TPS2236	I <sub>I(3.3VIN)</sub>				0.1	100	μA
	Forward leakage		I <sub>I(1.5VIN)</sub>	SHDN = 3.3 V, CPUSB = C present, discharge FETs are			0.1	100	i
(kg(FWD) current		I <sub>I(AUXIN)</sub>	at input pins, T <sub>J</sub> = 120°C, in			20	50	1	
	TPS2231	I <sub>I(3.3VIN)</sub>	current			0.1	50	μA	
			I <sub>I(1.5VIN)</sub>				0.1	50	1
		T <sub>J</sub> = 25°C				0.1	10		
		I <sub>I(3.3VOUT)</sub>	T <sub>J</sub> = 120°C	V <sub>O(AUXOUT)</sub> = V <sub>O(3.3VOUT)</sub> = 3.3 V; V <sub>O(1.5VOUT)</sub> = 1.5 V; All voltage inputs are grounded (current measured from output pins going in)				50	μΑ
	Reverse leakage current		T <sub>J</sub> = 25°C				0.1	10	
I <sub>lkg(RVS)</sub>	(TPS2236 and		T <sub>.I</sub> = 120°C					50	μA
	TPS2231)		T <sub>J</sub> = 25°C	(current measured from out		0.1	10		
		I <sub>I(1.5VOUT)</sub>	T <sub>J</sub> = 120°C	-				50	μA
LOGIC S	ECTION (SYSRST.	SHDNx, STBYx, PERS		x. CPUSBx. CPPEx)					
	(0.0000,	,		SYSRST = 3.6 V, sinking			0	1	
	Logic input	I <sub>(SYSRST)</sub>	Input		TPS2231-2		0	1	μA
	supply current	(515851)		SYSRST = 0 V, sourcing	TPS2231, TPS2231-1	10		30	, <b>, ,</b>
				SHDNx = 3.6 V, sinking	11 02201, 11 02201 1		0	1	
		I <sub>(SHDNx)</sub>	Input	SHDNx = 0 V, sourcing		10		30	μΑ
				$\overline{STBYx} = 3.6 \text{ V, sinking}$			0	1	
		I <sub>(STBYx)</sub>	Input	$\overline{STBYx} = 0.0 \text{ V, sourcing}$		10		30	μΑ
		Lagrania	Input	RCLKENx = 0 V, sourcing		10		30	μA
		I(RCLKENx)	прис	$\overline{\text{CPUSB}}$ or $\overline{\text{CPPE}} = 0 \text{ V, sinl}$	king	10	0	1	μ/ τ
		I <sub>(CPUSBx)</sub> or I <sub>(CPPEx)</sub>	Inputs	$\overline{\text{CPUSB}}$ or $\overline{\text{CPPE}} = 3.6 \text{ V, s}$	0	10	- 0	30	μA
	Logic input	High level		, ,	- · · · · · · ·	2			
	voltage	Low level						0.8	V
	RCLEN output low		Output	I <sub>O(RCLKEN)</sub> = 60 μA				0.4	V
	•		1 .	3.3VOUT falling		2.7		3	
		threshold of output volt		AUXOUT falling		2.7		3	V
	asserted when any	y output voltage falls be	elow the threshold)	1.5VOUT falling		1.2		1.35	- 1
	DEDCT accortion	delay from output volta		3.3VOUT, AUXOUT, or 1.5V	/OLIT falling			500	ns



## **ELECTRICAL CHARACTERISTICS (continued)**

 $\begin{aligned} & T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = V_{I(AUXIN)} = 3.3 \ \text{V}, \ V_{I(1.5\text{VIN})} = 1.5 \ \text{V}, \ V_{I(/SHDNx)}, \ V_{I(/STBYx)} = 3.3 \ \text{V}, \ V_{I(/CPPEx)} = V_{I(/CPUSBx)} = 0 \ \text{V}, \\ & V_{I(/SYSRST)} = 3.3 \ \text{V}, \ \overline{\text{OCx}} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{\text{PERSTx}} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PERST de-assertion delay from output voltage	3.3VOUT, AUXOUT, and 1.5VOUT rising within tolerance	4	10	20	ms
	PERST assertion delay from SYSRST	Max time from SYSRST asserted or de-asserted			500	ns
t <sub>W(PERST)</sub>	PERST minimum pulse width	3.3VOUT, AUXOUT, or 1.5VOUT falling out of tolerance or triggered by SYSRST	100	250		μs
	PERST output low voltage	L 500 A			0.4	V
	PERST output high voltage	I <sub>O(PERST)</sub> = 500 μA				V
	OC output low voltage	I <sub>O(/OC)</sub> = 2 mA			0.4	V
	OC leakage current	V <sub>O(/OC)</sub> = 3.6 V			1	μA
	OC deglitch	Falling into or out of an overcurrent condition	6		20	mS
UNDERV	OLTAGE LOCKOUT (UVLO)	·	•		,	
	2.27/11/11/10	3.3VIN level, below which 3.3VIN and 1.5VIN switches are off	0.0		0.0	
	3.3VIN UVLO	3.3VIN level, below which 3.3VIN switch is off (TPS2231-3 only)	2.6		2.9	
	4.57/10117/10	1.5VIN level, below which 3.3VIN and 1.5VIN switches are off	1		4.05	V
	1.5VIN UVLO	1.5VIN level, below which 1.5VIN switch is off (TPS2231-3 only)			1.25	
	AUXIN UVLO	AUXIN level, below which all switches are off	2.6		2.9	
	UVLO hysteresis			100		mV




#### **SWITCHING CHARACTERISTICS**

 $\begin{aligned} & T_{J} = 25^{\circ}\text{C}, \ V_{I(3.3\text{VIN})} = \underline{V_{I(AUXIN)}} = 3.3 \ \text{V}, \ V_{I(1.5\text{V}|\underline{N})} = 1.5 \ \text{V}, \ V_{I(/SHDNx)}, \ V_{I(/STBYx)} = 3.3 \ \text{V}, \ V_{I(/CPPEx)} = V_{I(/CPUSBx)} = 0 \ \text{V}, \\ & \underline{V_{I(/SYSRST)}} = 3.3 \ \text{V}, \ \overline{OCx} \ \text{and} \ \text{RCLKENx} \ \text{and} \ \overline{PERSTx} \ \text{are open, all voltage outputs unloaded (unless otherwise noted)} \end{aligned}$ 

	PARAMET	ER	TEST CONDITIONS	MIN	TYP MAX	UNIT
		3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	0.1	3	
		AUXIN to AUXOUT	$C_{L(AUXOUT)} = 0.1 \mu F, I_{O(AUXOUT)} = 0 A$	0.1	3	
	Output rise times	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	0.1	3	ma
t <sub>r</sub>	Output rise times	3.3VIN to 3.3VOUT	/IN to 3.3VOUT $C_{L(3.3VOUT)} = 100 \mu F$ , $R_L = V_{I(3.3VIN)}/1 A$		6	ms
		AUXIN to AUXOUT $C_{L(AUXOUT)} = 100 \ \mu\text{F}, \ R_L = V_{I(AUXIN)}/0.250 \ A$ 1.5VIN to 1.5VOUT $C_{L(1.5VOUT)} = 100 \ \mu\text{F}, \ R_L = V_{I(1.5VIN)}/0.500 \ A$		0.1	6	
				0.1	6	
		3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	10	150	
	Output fall times	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 0.1 \mu F, I_{O(AUXOUT)} = 0 A$	10	150	μs
+.	when card removed	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	10	150	
t <sub>f</sub>	(both CPUSB and	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 20 \mu F, I_{O(3.3VOUT)} = 0 A$	2	30	
	CPPE de-asserted)	AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 20 \mu F, I_{O(AUXOUT)} = 0 A$	2	30	ms
	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 20 \mu F, I_{O(1.5VOUT)} = 0 A$	2	30		
	3.3VIN to 3.3VOUT	/OUT $C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$		150		
	Outrot fall times	at fall times AUXIN to VAUXOUT $C_{L(AUXOUT)} = 0.1 \mu F$ , $I_{O(AUXOUT)} = 0 A$		10	150	μs
+.	when SHDN	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	10	150	
t <sub>f</sub>	asserted (card is	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 100 \mu F, R_L = V_{I(3.3VIN)}/1 A$	0.1	5	
	present)	resent) AUXIN to VAUXOUT $C_{L(AUXOUT)} = 100 \mu F R_L = V_{I(AUXIN)}/0.250 A$		0.1	5	ms
		1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1	5	
		3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	0.1	1	
		AUXIN to VAUXOUT $C_{L(AUXOUT)} = 0.1 \mu F$ , $I_{O(AUX)}$		0.05	0.5	
+	Turn-on propagation	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	0.1	1	ms
t <sub>pd(on)</sub>	delay	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 100 \mu F, R_L = V_{I(3.3VIN)}/1 A$	0.1	1.5	1115
		AUXIN to VAUXOUT	$C_{L(AUXOUT)} = 100 \mu F$ , $R_L = V_{I(AUXIN)}/0.250 A$	0.05	1	
		1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1	1.5	
		3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 0.1 \mu F, I_{O(3.3VOUT)} = 0 A$	0.1	1.5	
		AUXIN to VAUXOUT $C_{L(AUXOUT)} = 0.1 \mu F$ , $I_{O(AUXOUT)} = 0 A$		0.05	0.5	
<b>+</b>	Turn-off propagation	1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 0.1 \mu F, I_{O(1.5VOUT)} = 0 A$	0.1	1.5	mc
t <sub>pd(off)</sub>	delay	3.3VIN to 3.3VOUT	$C_{L(3.3VOUT)} = 100 \mu F, R_L = V_{I(3.3VIN)}/1 A$	0.1	1.5	ms
		AUXIN to VAUXOUT $C_{L(AUXOUT)} = 100 \mu F$ , $R_L = V_{I(AUXIN)}/0.250 A$		0.05	0.5	
		1.5VIN to 1.5VOUT	$C_{L(1.5VOUT)} = 100 \mu F, R_L = V_{I(1.5VIN)}/0.500 A$	0.1	1	



#### PIN ASSIGNMENTS






#### **TERMINAL FUNCTIONS**

TERMINAL						ALIO	INCTIONS
	TPS2			TPS22	36		
NAME		NO.		NAME	NO.	I/O	DESCRIPTION
100	PW	PWP	RGP		DAP		
3.3VIN	4, 5	5, 6	2	3.3VIN	8, 9	ı	3.3-V input for 3.3VOUT
1.5VIN	15, 16	18, 19	12	1.5VIN	24, 25	ı	1.5-V input for 1.5VOUT
AUXIN	18	21	17	AUXIN	15	ı	AUX input for AUXOUT and chip power
GND	10	11	7	GND	21		Ground
3.3VOUT	6, 7	7, 8	3	3.3VOUT1	7	0	Switched output that delivers 0 V, 3.3 V or high impedance to card
1.5VOUT	13, 14	16, 17	11	1.5VOUT1	26	0	Switched output that delivers 0 V, 1.5 V or high impedance to card
AUXOUT	17	20	15	AUXOUT1	14	0	Switched output that delivers 0 V, AUX or high impedance to card
				3.3VOUT2	10	0	Switched output that delivers 0 V, 3.3 V or high impedance to card
				1.5VOUT2	23	0	Switched output that delivers 0 V, 1.5 V or high impedance to card
	-		-	AUXOUT2	16	0	Switched output that delivers 0 V, AUX or high impedance to card
SYSRST	1	2	6	SYSRST	30	I	System Reset input – active low, logic level signal. Internally pulled up to AUXIN.
CPPE	12	15	10	CPPE1	1	I	Card Present input for PCI Express cards. Internally pulled up to AUXIN
CPUSB	11	14	9	CPUSB1	3	I	Card Present input for USB cards. Internally pulled up to AUXIN.
				CPPE2	2	I	Card Present input for PCI Express cards. Internally pulled up to AUXIN.
				CPUSB2	6	1	Card Present input for USB cards. Internally pulled up to AUXIN.
PERST	8	9	8	PERST1	13	0	A logic level power good to slot 0 (with delay)
		1		PERST2	11	0	A logic level power good to slot 1 (with delay)
SHDN	2	3	20	SHDN1	17	I	Shutdown input – active low, logic level signal. Internally pulled up to AUXIN.
				SHDN2	18	I	Shutdown input – active low, logic level signal. Internally pulled up to AUXIN.
STBY	3	4	1	STBY1	28	I	Standby input – active low, logic level signal. Internally pulled up to AUXIN.
				STBY2	27	I	Standby input – active low, logic level signal. Internally pulled up to AUXIN.
RCLKEN	19	22	18	RCLKEN1	32	I/O	Reference Clock Enable signal. As an output, a logic level power good to host for slot 0 (no delay – open drain). As an input, if kept inactive (low) by the host, prevents PERST from being de-asserted. Internally pulled up to AUXIN.
				RCLKEN2	31	I/O	Reference Clock Enable signal. As an output, a logic level power good to host for slot 1 (no delay – open drain). As an input, if kept inactive (low) by the host, prevents PERST from being de-asserted. Internally pulled up to AUXIN.
<u>OC</u>	20	23	19	OC1	19	0	Overcurrent status output for slot 0 (open drain)
	-	t	-	OC2	20	0	Overcurrent status output for slot 1 (open drain)
NC	9	1, 10, 12, 13, 24	4, 5, 13, 14, 16	NC	4, 5, 12, 22, 29		No connection



#### **FUNCTIONAL BLOCK DIAGRAM**

# Single ExpressCard Power Switch




Note A: PG = power good Note B: CS = current sense

Note C: TPS2231MRGP-2 does not have a pull-up resistor.



#### **Dual ExpressCard Power Switch**





#### **DETAILED PIN DESCRIPTIONS**

#### **CPPE**

A logic low level on this input indicates that the card present supports <u>PCI Express</u> functions. <u>CPPE</u> connects to the AUXIN input through an internal pullup. When a card is inserted, <u>CPPE</u> is physically connected to ground if the card supports PCI Express functions.

#### **CPUSB**

A logic low level on this input indicates that the card present supports USB functions.  $\overline{\text{CPUSB}}$  connects to the AUXIN input through an internal pullup. When a card is inserted, CPUSB is physically connected to ground if the card supports USB functions.

#### **SHDN**

When asserted (logic low), this input instructs the power switch to turn off all voltage outputs and the discharge FETs are activated. SHDN has an internal pullup connected to AUXIN.

#### **STBY**

When asserted (logic low) after the card is inserted, this input places the power switch in standby mode by turning off the 3.3-V and 1.5-V power switches and keeping the AUX switch on. If asserted prior to the card being present, STBY places the power switch in OFF Mode by turning off the AUX, 3.3-V, and 1.5-V power switches. STBY has an internal pullup connected to AUXIN.

#### **RCLKEN**

This pin serves as both an input and an output. On power up, a discharge FET keeps this signal at a low state as long as any of the output power rails are out of their tolerance range. Once all output power rails are within tolerance, the switch releases RCLKEN allowing it to transition to a high state (internally pulled up to AUXIN). The transition of RCLKEN from a low to a high state starts an internal timer for the purpose of deasserting PERST. As an input, RCLKEN can be kept low to delay the start of the PERST internal timer.

Because RCLKEN is internally connected to a discharge FET, this pin can only be driven low and should never be driven high as a logic input. When an external circuit drives this pin low, RCLKEN becomes an input; otherwise, this pin is an output.

RCLKEN can be used by the host system to enable a clock driver.

#### **PERST**

On power up, this output remains asserted (logic level low) until all power rails are within tolerance. Once all power rails are within tolerance and RCLKEN has been released (logic high), PERST is deasserted (logic high) after a time delay as shown in the parametric table. On power down, this output is asserted whenever any of the power rails drop below their voltage tolerance.

The PERST signal is an output from the host system and an input to the ExpressCard module. This signal is only used by PCI Express-based modules and its function is to place the ExpressCard module in a reset state.

During power up, power down, or whenever power to the <u>ExpressCard module</u> is not stable or not within voltage tolerance limits, the ExpressCard standard requires that <u>PERST</u> be asserted. As a result, this signal also <u>serves</u> as a power-good indicator to the ExpressCard module, and the relationship between the power rails and <u>PERST</u> are explicitly defined in the ExpressCard standard.

The host can also place the ExpressCard module in a reset state by asserting a system reset SYSRST. This system reset generates a PERST to the ExpressCard module without disrupting the voltage rails. This is what is normally called a *warm* reset. However, in a *cold* start situation, the system reset can also be used to extend the length of time that PERST is asserted.



#### **SYSRST**

This input is driven by the host system and directly affects PERST. Asserting SYSRST (logic low) forces PERST to assert. RCLKEN is not affected by the assertion of SYSRST. SYSRST has an internal pullup connected to AUXIN.

#### $\overline{\mathsf{OC}}$

This pin is an open-drain output. When any of the three power switches (AUX, 3.3V, and 1.5V) is in an overcurrent condition,  $\overline{OC}$  is asserted (logic low) by an internal discharge FET with a deglitch delay. Otherwise, the discharge FET is open, and the pin can be pulled up to a power supply through an external resistor.

#### **FUNCTIONAL TRUTH TABLES**

**Truth Table for Voltage Outputs** 

VO	VOLTAGE INPUTS (1)			LOGIC INPUTS			VOLTAGE OUTPUTS (2)		
AUXIN	3.3VIN	1.5VIN	SHDN	STBY	CP (4)	AUXOUT	3.3VOUT	1.5VOUT	
Off	Х	Х	х	х	х	Off	Off	Off	OFF
On	Х	Х	0	х	х	GND	GND	GND	Shutdown
On	Х	х	1	х	1	GND	GND	GND	No Card
On	On	On	1	0	0	On	Off	Off	Standby
On	On	On	1	1	0	On	On	On	Card Inserted

- (1) For input voltages, On means the respective input voltage is higher than its turnon threshold voltage; otherwise, the voltage is Off (for AUX input, Off means the voltage is close to zero volt).
- (2) For output voltages, *On* means the respective power switch is turned on so the input voltage is connected to the output; *Off* means the power switch and its output discharge FET are both off; *GND* means the power switch is off but the output discharge FET is on so the voltage on the output is pulled down to 0 V.
- (3) Mode assigns each set of input conditions and respective output voltage results to a different name. These modes are referred to as input conditions in the following Truth Table for Logic Outputs.
- (4)  $\overrightarrow{CP} = \overrightarrow{CPUSB}$  and  $\overrightarrow{CPPE} \overrightarrow{equal}$  to 1 when both  $\overrightarrow{CPUSB}$  and  $\overrightarrow{CPPE}$  signals are logic high, or equal to 0 when either  $\overrightarrow{CPUSB}$  or  $\overrightarrow{CPPE}$  is low.

Truth Table for Logic Outputs

	III	in rabic for Logic O	αιραισ			
	INPUT CONDITIONS		LOGIC OUTPUTS			
MODE	SYSRST	RCLKEN (1)	PERST	RCLKEN (2)		
OFF						
Shutdown	V	V	0	0		
No Card	X	^	U			
Standby						
	0	Hi-Z	0	1		
Cand Incomed	0	0	0	0		
Card Inserted	1	Hi-Z	1	1		
	1	0	0	0		

(1) RCLKEN as a logic input in this column. RCLKEN is an I/O pin and it can be driven low externally, left open, or connected to high-impedance terminals, such as the gate of a MOSFET. It must not be driven high externally.

(2) RCLKEN as a logic output in this column.



#### **POWER STATES**

If AUXIN is not present, then all input-to-output power switches are kept off (OFF mode).

If AUXIN is present and \$\overline{SHDN}\$ is asserted (logic low), then all input-to-output power switches are kept off and the output discharge FETs are turned on (\$Shutdown \text{ mode}\$). If \$\overline{SHDN}\$ is asserted and then de-asserted, the state on the outputs is restored to the state prior to \$\overline{SHDN}\$ assertion.

If 3.3VIN, AUXIN and 1.5VIN are present at the input of the power switch and no card is inserted, then all input-to-output power switches are kept off and the output discharge FETs are turned on (*No Card* mode).

If 3.3VIN, AUXIN and 1.5VIN are present at the input of the power switch prior to a card being inserted, then all input-to-output power switches are turned on once a card-present signal (CPUSB and/or CPPE) is detected (Card Inserted mode).

If a card is present and all output voltages are being applied, then the STBY is asserted (logic low); the AUXOUT voltage is provided to the card, and the 3.3VOUT and 1.5VOUT switches are turned off (*Standby* mode).

If a card is present and all output voltages are being applied, then the 1.5VIN, or 3.3VIN is removed from the input of the power switch; the AUXOUT voltage is provided to the card and the 3.3VOUT and 1.5VOUT switches are turned off (*Standby* mode). TPS2231-3 only: If 3.3VIN is removed, the 3.3VOUT switch is turned off; and, the 1.5VOUT switch is unaffected. If 1.5VIN is removed, the 1.5VOUT switch is turned off; and, the 3.3VOUT switch is unaffected.

If prior to the insertion of a card, the AUXIN is available at the input of the power switch and 3.3VIN and/or 1.5VIN are not, or if STBY is asserted (logic low), then no power is made available to the card (*OFF* mode). If 1.5VIN and 3.3VIN are made available at the input of the power switch after the card is inserted and STBY is not asserted, all the output voltages are made available to the card (*Card Inserted* mode). TPS2231-3 only: If 1.5VIN or 3.3VIN is made available at the input of the power switch after the card is inserted and STBY is not asserted, all switches above their individual UVLO thresholds will turn on.

#### **DISCHARGE FETS**

The discharge FETs on the outputs are activated whenever the device detects that a card is not present (*No Card* mode). Activation occurs after the input-to-output power switches are turned off (break before make). The discharge FETs de-activate if either of the card-present lines go active low, unless the SHDN pin is asserted.

The discharge FETs are also activated whenever the SHDN input is asserted and stay asserted until SHDN is de-asserted.



GND

Turn On/Off Time (1.5VOUT)

#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Test Circuits and Voltage Waveforms

GND

Turn On/Off Time (3.3VOUT/AUXOUT)

#### **TYPICAL CHARACTERISTICS**


**Table 1. Table of Graphs** 

			FIGURE
Output voltage when card	is inserted	vs Time	2
RCLKEN and PERST volta	age during power up	vs Time	3
RCLKEN and PERST volta	age during power down	vs Time	4
PERST asserted by SYSR	ST when power is on	vs Time	5
PERST de-asserted by SY	SRST when power is on	vs Time	6
Output voltage when 3.3VI	N is removed	vs Time	7
Output voltage when 1.5VI	N is removed	vs Time	8
OC response when powere	ed into a short (3.3VOUT)	vs Time	9
Supply current of AUXIN		vs Junction temperature	10
Static drain-source on-state	e resistance	vs Junction temperature	11
3.3-V power switch current	limit	vs Junction temperature	12
1.5-V power switch current	limit	vs Junction temperature	13
AUX power switch current	limit	vs Junction temperature	14
3.3-V power switch current	limit trip	vs Junction temperature	15
1.5-V power switch current	limit trip	vs Junction temperature	16
AUX power switch current	limit trip	vs Junction temperature	17


Submit Documentation Feedback


Copyright © 2004–2009, Texas Instruments Incorporated



















#### STATIC DRAIN-SOURCE ON-STATE RESISTANCE JUNCTION TEMPERATURE 180 3.3V\_AUX 160 <sup>r</sup>DS(on) - Static Drain-Source C 140 120 On-State Resistance 100 80 1.5VIN 60 40 20 3.3VIN 0 -20 -40 0 20 40 60 80 100 120 T<sub>J</sub> – Junction Temperature – °C

Figure 11.











T<sub>J</sub> - Junction Temperature - °C

Figure 14.

# JUNCTION TEMPERATURE 3.20 3.10 Current Limit Trip Threshold - A 2.90 2.80 2.70 2.60 2.50 -40 -20 20 T<sub>J</sub> - Junction Temperature - °C Figure 15.





40

60

80

100

120

3.3-V POWER SWITCH CURRENT LIMIT TRIP



#### **APPLICATION INFORMATION**

#### INTRODUCTION TO ExpressCard

An ExpressCard module is an add-in card with a serial interface based on PCI Express and/or Universal Serial Bus (USB) technologies. An ExpressCard comes in two form factors defined as ExpressCard|34 or ExpressCard|54. The difference, as defined by the name, is the width of the module, 34 mm or 54 mm, respectively. Host systems supporting the ExpressCard module can support either the ExpressCard|34 or ExpressCard|54 or both.

#### **ExpressCard POWER REQUIREMENTS**

Regardless of which ExpressCard module is used, the power requirements as defined in the ExpressCard Standard apply to both on an individual slot basis. The host system is required to supply 3.3 V, 1.5 V, and AUX to each of the ExpressCard slots. However, the voltage is only applied after an ExpressCard is inserted into the slot.

The ExpressCard connector has two pins,  $\overline{\text{CPPE}}$  and  $\overline{\text{CPUSB}}$ , that are used to signal the host when a card is inserted. If the ExpressCard module itself connects the  $\overline{\text{CPPE}}$  to ground, the  $\underline{\text{logic}}$  low level on that signal indicates to the host that a card supporting PCI Express has been inserted. If  $\overline{\text{CPUSB}}$  is connected to ground, then the ExpressCard module supports the USB interface. If both PCI Express and USB are supported by the ExpressCard module, then both signals,  $\overline{\text{CPPE}}$  and  $\overline{\text{CPUSB}}$ , must be connected to ground.

In addition to the Card Present signals ( $\overline{\text{CPPE}}$  and  $\overline{\text{CPUSB}}$ ), the host system determines when to apply power to the ExpressCard module based on the state of the system. The state of the system is defined by the state of the 3.3 V, 1.5 V, and AUX input voltage rails. For the sake of simplicity, the 3.3-V and 1.5-V rails are defined as the primary voltage rails as oppose to the auxiliary voltage rail, AUX.

#### **ExpressCard POWER SWITCH OPERATION**

The ExpressCard power switch resides on the host, and its main function is to control when to send power to the ExpressCard slot. The ExpressCard power switch makes decisions based on the Card Present inputs and on the state of the host system as defined by the primary and auxiliary voltage rails.

The following conditions define the operation of the host power controller:

- 1. When both primary power and auxiliary power at the input of the ExpressCard power switch are off, then all power to the ExpressCard connector is off regardless of whether a card is present.
- 2. When both primary power and auxiliary power at the input of the ExpressCard power switch are on, then power is only applied to the ExpressCard after the ExpressCard power switch detects that a card is present.
- 3. When primary power (either +3.3 V or +1.5 V) at the input of the ExpressCard power switch is off and auxiliary power at the input of the ExpressCard power switch is on, then the ExpressCard power switch behaves in the following manner:
  - (a) If neither of the Card Present inputs is detected (no card inserted), then no power is applied to the ExpressCard slot.
  - (b) If the card is inserted after the system has entered this power state, then no power is applied to the ExpressCard slot.
  - (c) If the card is inserted prior to the removal of the primary power (either +3.3 V or +1.5 V or both) at the input of the ExpressCard power switch, then only the primary power (both +3.3 V and +1.5 V) is removed and the auxiliary power is sent to the ExpressCard slot.

Figure 18 through Figure 23 illustrate the timing relationships between power/logic inputs and outputs of ExpressCard.

Submit Documentation Feedback

#### **EXPRESS CARD TIMING DIAGRAMS**




Figure 18. Timing Signals - Card Present Before Host Power Is On





Figure 19. Timing Signals - Host Power Is On Prior to Card Insertion





Note: Once 3.3 V and 1.5 V are applied, the power switch follows the power-up sequence of Figure 18 or Figure 19.

Figure 20. Timing Signals - Host System In Standby Prior to Card Insertion




Figure 21. Timing Signals - Host-Controlled Power Down




Figure 22. Timing Signals - Controlled Power Down When SHDN Asserted




Figure 23. Timing Signals - Surprise Card Removal



#### **REVISION HISTORY**

NOTE: Page numbers in the latest revision may differ from previous versions.

Ch	anges from Revision F (August 2007) to Revision G
•	Changed note <sup>(1)</sup> of the Available Options table
(1)	The TPS2231MRGP is identical to the TPS2231 with the exception of the PowerPAD dimensions. See the Thermal Pad Mechanical data portion of this data sheet for specific information. The thermal pad for the TPS2231MRGP and TPS2231MRGP-1 is 2,2 mm $\times$ 2,2 mm; the thermal pad for the TPS2231RGP is 2,7 mm $\times$ 2,7 mm.
Ch	anges from Revision G (August 2007) to Revision H
<u>.                                    </u>	Changed From; reel is rotated 90°C To: reel is rotated 180°C
Ch	anges from Revision H (September 2007) to Revision I Page
•	Added TPS2231MRGP-2 and <sup>(2)</sup> to the Available Options table
•	Added TPS2231, TPS2231-1, and TPS2231-1 values to the Logic input supply current
•	Added Note C to the Function Block Diagram
(2)	The TPS2231MRGP-2 is identical to the TPS2231MRGP with the exception that the orientation of the part in the reel is rotated 90° and does not have an internal pull-up resistor between AUX IN and SYSRST. See the Package Materials Information portion of this data sheet for specific information.
Ch	anges from Revision I (November 2007) to Revision J
•	Added TPS2231-3 to the Available Options table.
•	Added explanatory footnote to Available Options table regarding TPS2231MRGP-32
•	Added TPS2231-3 test condition statement to UVLO spec5
•	Added power state explanation for TPS2231-3 device.



www.ti.com 29-Oct-2009

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
TPS2231MRGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPR-1	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPR-1G4	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPR-2	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPR-2G4	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPR-3	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPRG4	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPT-1	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPT-1G4	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPT-3	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231MRGPTG4	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231PW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2231PWG4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2231PWP	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231PWPG4	ACTIVE	HTSSOP	PWP	24	60	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231PWPR	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231PWPRG4	ACTIVE	HTSSOP	PWP	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231PWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2231PWRG4	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS2231RGPR	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231RGPRG4	ACTIVE	QFN	RGP	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231RGPT	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2231RGPTG4	ACTIVE	QFN	RGP	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS2236DAP	ACTIVE	HTSSOP	DAP	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR



#### PACKAGE OPTION ADDENDUM

www.ti.com 29-Oct-2009

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS2236DAPG4	ACTIVE	HTSSOP	DAP	32	46	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2236DAPR	ACTIVE	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
TPS2236DAPRG4	ACTIVE	HTSSOP	DAP	32	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 15-Aug-2011

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

All dimensions are nominal		1	_							_		
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS2231MRGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS2231MRGPR-1	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q3
TPS2231MRGPR-2	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q1
TPS2231MRGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS2231MRGPT-1	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q3
TPS2231MRGPT-3	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS2231PWPR	HTSSOP	PWP	24	2000	330.0	16.4	6.95	8.3	1.6	8.0	16.0	Q1
TPS2231PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
TPS2231RGPR	QFN	RGP	20	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS2231RGPT	QFN	RGP	20	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS2236DAPR	HTSSOP	DAP	32	2000	330.0	24.4	8.6	11.5	1.6	12.0	24.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 15-Aug-2011




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS2231MRGPR	QFN	RGP	20	3000	346.0	346.0	29.0
TPS2231MRGPR-1	QFN	RGP	20	3000	346.0	346.0	29.0
TPS2231MRGPR-2	QFN	RGP	20	3000	346.0	346.0	29.0
TPS2231MRGPT	QFN	RGP	20	250	190.5	212.7	31.8
TPS2231MRGPT-1	QFN	RGP	20	250	190.5	212.7	31.8
TPS2231MRGPT-3	QFN	RGP	20	250	190.5	212.7	31.8
TPS2231PWPR	HTSSOP	PWP	24	2000	346.0	346.0	33.0
TPS2231PWR	TSSOP	PW	20	2000	346.0	346.0	33.0
TPS2231RGPR	QFN	RGP	20	3000	346.0	346.0	29.0
TPS2231RGPT	QFN	RGP	20	250	190.5	212.7	31.8
TPS2236DAPR	HTSSOP	DAP	32	2000	346.0	346.0	41.0

DAP (R-PDSO-G\*\*) PowerPAD™ PLASTIC SMALL-OUTLINE PACKAGE

38 PINS SHOWN



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Falls within JEDEC MO-153, except 30 pin body length.

PowerPAD is a trademark of Texas Instruments.



# DAP (R-PDSO-G32)


# PowerPAD™ PLASTIC SMALL OUTLINE

### THERMAL INFORMATION

This PowerPAD  $^{\text{M}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




4206319-3/I 07/11

NOTE: All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Insrtuments.



# DAP (R-PDSO-G32) PowerPAD™ PLASTIC SMALL OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Contact the board fabrication site for recommended soldermask tolerances.

PowerPAD is a trademark of Texas Instruments.



PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Body dimensions do not include mold flash or protrusions. Mold flash and protrusion shall not exceed 0.15 per side.
- This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.

  E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- E. Falls within JEDEC MO-153

PowerPAD is a trademark of Texas Instruments.




# PWP (R-PDSO-G24) PowerPAD™ SMALL PLASTIC OUTLINE

#### THERMAL INFORMATION

This PowerPAD $^{\text{TM}}$  package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206332-20/W 05/11

NOTE:

A. All linear dimensions are in millimeters


/B\ Exposed tie strap features may not be present.

PowerPAD is a trademark of Texas Instruments



# PWP (R-PDSO-G24)

# PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



# RGP (S-PVQFN-N20) PLASTIC QUAD FLATPACK NO-LEAD 4,15 3,85 A В 15 11 10 16 4,15 3,85 20 6 Pin 1 Index Area Top and Bottom 0,20 Nominal Lead Frame 1,00 0,80 Seating Plane ○ 0,08 C Seating Height $\frac{0.05}{0.00}$ C THERMAL PAD 20 SIZE AND SHAPE 4X 2,00 SHOWN ON SEPARATE SHEET 16 10 0,50 15

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

 $20X \frac{0,30}{0,18}$ 

0,10 M C A B 0,05 M C

4203555/G 07/11

⚠ Check thermal pad mechanical drawing in the product datasheet for nominal lead length dimensions.



Bottom View


#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206346-3/W 07/11

NOTES: A. All linear dimensions are in millimeters



# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.




#### PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206346-4/W 07/11

NOTES: A. All linear dimensions are in millimeters



# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

