**TS01S** 

1-Ch Differential Sensitivity Calibration Capacitive Touch Sensor

# SPECIFICATION V2.1



# 1 Specification


#### 1.1 General Feature

- 1-Channel capacitive touch sensor with differential sensitivity calibration
- Low current consumption
- Uniformly adjustable sensitivity
- Sync function for parallel operation
- Three steps sensitivity available without external component
- Open-drain digital output
- Internal power on reset
- Embedded common and normal noise elimination circuit
- RoHS compliant SOT-26 package

#### 1.2 Application

- Home appliance
- Mobile application (PMP, Navigation, MP3 etc)
- Membrane switch replacement
- Human interface for toys & interactive games
- Sealed control panels, keypads

### 1.3 Package (SOT-26)



TS01S SOT-26 (Drawings not to scale)

# 2 Pin Description (SOT-26)

PIN Number	Name	1/0	Description	Protection
1	OUTPUT	Digital Output	Touch detect output	VDD/GND
2	VDD	Power	Power (2.5V ~ 5.0V)	GND
3	SYNC	Analog Input/Output	Self operation signal output Peripheral operation signal input Sensitivity selection input [Note1]	VDD/GND
4	CS	Analog Input	Capacitive sensor input	VDD/GND
5	GND	Ground	Supply ground	VDD
6	CR	Analog Input	Reference capacitive sensor input for differential sensitivity calibration	VDD/GND

Note1: Refer to chapter 6.4 SYNC implementation for sensitivity selection.

### 3 Absolute Maximum Rating

Supply voltage 5.5 V

Maximum voltage on any pin VDD+0.3 V

Maximum current on any PAD 100mA

Continuous power Dissipation 200mW

Storage Temperature  $-50 \sim 150^{\circ}$ C

Operating Temperature  $-20 \sim 75^{\circ}$ C

Junction Temperature 150°C

Note2: Unless any other command is noted, all above are operated in normal temperature.

# 4 ESD & Latch-up Characteristics

#### 4.1 ESD Characteristics

Mode	Polarity	Minimum Level	Reference	
		2000V	VDD	
H.B.M	Pos / Neg	2000V	VSS	
		2000V	P to P	
M.M		200V	VDD	
	Pos / Neg	200V	VSS	
		200V	P to P	
C.D.M	Pos / Neg	800V	DIRECT	

### 4.2 Latch-up Characteristics

Mode	Polarity	Minimum Level	Test Step	
I Test	Positive	200mA	25mA	
	Negative	-200mA	ZJIIIA	
V supply over 5.0V	Positive	8.0V	1.0V	

# 5 Electrical Characteristics

■  $V_{DD}$ =3.3V (Unless otherwise noted),  $T_A$  = 25°C

Characteristics	Symbol	Test Condition	Min	Тур	Max	Units	
Operating supply voltage	$V_{DD}$		2.5	3.3	5.0	V	
Command a superior		V <sub>DD</sub> = 3.3V	_	25	40	μΑ	
Current consumption	I <sub>DD</sub>	V <sub>DD</sub> = 5.0V	_	40	70		
Output maximum sink current	I <sub>OUT</sub>	T <sub>A</sub> = 25℃	_	_	4.0	mA	
Internal reset criterion V <sub>DD</sub> voltage	V <sub>DD_RST</sub>	T <sub>A</sub> = 25℃	_	_	0.3·V <sub>DD</sub>	V	
Sense input capacitance range [Note3]	Cs		_	10	100	рF	
Reference input capacitance range [Note4]	C <sub>R</sub>		_	12	100	рг	
Sense input resistance range	R <sub>S</sub>		_	200	1000	Ω	
Minimum detectable capacitance variation	ΔCs	$C_S = 10pF$	0.2	_	_	pF	
Output impedance (open drain)	Zo	$\Delta C_S > 0.2 pF$	_	12	_	Ω	
		$\Delta C_S < 0.2 pF$	_	30M	_	20	
Self calibration time after V <sub>DD</sub> setting	T <sub>CAL</sub>		_	200	_	ms	
Maximum supply voltage rising time	T <sub>R_VDD</sub>		_	_	100	ms	
Recommended sync resistance range	R <sub>SYNC</sub>		1	2	20	МΩ	

Note 3: The sensitivity can be increased with lower  $C_{\mbox{\scriptsize S}}$  value.

The recommended value of  $C_S$  is 10pF when using 3T PC(Poly Carbonate) cover and 10 mm x 7 mm touch pattern and middle normal(middle) sensitivity selection.

Note 4:  $C_R$  value is recommended as same that of  $C_{S\_TOT}$  as possible for effective differential sensitivity calibration.

 $C_{S\_TOT} = C_S + C_{PARA}$  ( $C_{PARA}$  is parasitic capacitance of CS pin)


If proper CR capacitor value is used, CR pin has almost same frequency as that of CS pin.

# 6 TS01S Implementation

#### 6.1 Current consumption


TS01S uses internal bias circuit, so internal clock frequency and current consumption is not adjusted. Only the VDD voltage affects internal clock frequency and current consumption. The current consumption curve of TS01S is represented in accordance with  $V_{DD}$  voltage as below. The higher  $V_{DD}$  requires more current consumption. Internal clock frequency deviation is within  $\pm 20\%$  range from typical value.

Internal bias circuit can make the circuit design simple and reduce external components.




Current consumption curve of TS01S

#### 6.2 CS and CR implementation



The parallel capacitor  $C_S$  is added to CS and  $C_R$  to CR to adjust the sensitivity. The major factor of the sensitivity is  $C_S$ . The sensitivity would be increased when smaller  $C_S$  value is used. (Ref. below Sensitivity Example Figure) The  $C_R$  value should be almost the same as the total CS capacitance ( $C_{S\_TOT}$ ) for effective differential sensitivity calibration. The total CS capacitance is composed of  $C_S$  which is set for optimal sensitivity and parasitic capacitance of CS pattern ( $C_{PARA}$ ). The parasitic capacitance of CS pattern is about 2pF if normal touch pattern size is used. But in the case of using larger touch pattern,  $C_{PARA}$  is bigger than normal value. The  $R_S$  is serial connection resistor to avoid malfunction from external surge and ESD. (It might be optional.) From 200 $\Omega$  to 1k $\Omega$  is recommended for  $R_S$ . The size and shape of touch PAD might have influence on the sensitivity. The sensitivity will be optimal when the size of PAD is approximately an half of the first knuckle (it's about 10 mm x 7 mm). The connection line of CS to the touch PAD is recommended to be routed as short as possible to prevent from abnormal touch detection caused by connection line.



Sensitivity example figure of TS01S (when normal sensitivity selection selected)

#### 6.3 SYNC implementation



From two TS01S to ten TS01S (or other TS series touch sensor) can work on the one application at the same time thanks to the SYNC function in this pin. The SYNC pulse prevents over two sensing signal from interfering with each other. During the sense disenable period and SYNC input high internal clock is suspended. The  $R_{\text{SYNC}}$  is pull-down resistor of SYNC pin. Too big value of  $R_{\text{SYNC}}$  makes the SYNC pulse falling delay, and too small value of  $R_{\text{SYNC}}$  makes rising delay. The typical value of  $R_{\text{SYNC}}$  is  $2M\Omega$ . The SYNC pin should be implemented as above. TS01S can also be compatible with other TSxx series by employing this SYNC function. When SYNC is implemented as above figure (connect  $R_{\text{SYNC}}$  between SYNC and GND) TS01S has high sensitivity.

#### 6.4 SYNC implementation for sensitivity selection.




Sync connection for middle sensitivity

Sync connection for high sensitivity

Another function of SYNC pin of TS01S is the selection of sensitivity without any additional external component. Except using  $R_{\text{SYNC}}$  case (has high sensitivity), TS01S can't operate with SYNC function. SYNC implementation for sensitivity selection is informed as below chart.

SYNC Connection	Using R <sub>SYNC</sub> Connection	Connected to VDD	Connected to GND		
Sensitivity	High	Middle	Low		

#### 6.5 OUTPUT implementation



The OUT is an open drain structure. For this reason, the connection of pull-up resistor  $R_{\text{OUT}}$  is required between OUT and VDD or another lower voltage node. When  $R_{\text{OUT}}$  is connected to higher voltage node than VDD, the output current passes through protection diode to VDD and abnormal operation may be occurred. The OUT pin may be used as D/A(Digital to Analog) output port of multi-key application thanks to open drain structure.

The maximum output sink current is 4mA, so over a few  $k\Omega$  must be used as  $R_{OUT}$ . Normally  $10k\Omega$  is used as  $R_{OUT}$ . The OUT is high in normal situation, and the value is low when a touch is detected on CS.


#### 6.6 Internal reset operation

The TS01S has stable internal reset circuit that offers reset pulse to digital block. The supply voltage for a system start or restart should be under  $0.3 \cdot V_{DD}$  of normal operation  $V_{DD}$ . No external components required for TS01S power reset, thus it helps simple circuit design and minimize the cost of application.

CAUTION: The V<sub>DD</sub> rising time should be less then 100ms for proper power on reset.

## 7 Recommended Circuit Diagram


#### 7.1 Apllication Example



- The capacitor and resistor might be connected with CS (pin4) for getting a stable sensitivity.
- The capacitor value which is connected to CR pin  $(C_R)$  should be almost the same as the total CS capacitance  $(C_{S\_TOT})$  for an effective differential sensitivity calibration.
- ♣ TS01S is reset by internal reset circuit. VDD voltage rising time should be shorter than 100msec for proper operation.
- The sensitivity can be adjusted through a connection of SYNC pin. (Refer to chapter 6.4)
- From two TS01S to ten TS01S (or other TS series touch sensor) can work on the one application at the same time thanks to SYNC function. (Refer to chapter 6.3)
- ♣ TS01S OUT port has an open drain structure. The pull-up resistor should therefore be needed as above figure.
- ♣ VDD periodic voltage ripples over 50mV or the ripple frequency which is lower than 10 kHz it can cause wrong sensitivity calibration. To prevent above problem, power (VDD, GND) line of touch circuit should be separated from the other circuit. Especially the LED driver power line or digital switching circuit power line should be certainly treated to be separated from touch circuit.
- ♣ The C<sub>s</sub> pattern should be routed as short as possible and the width of the line should be around 0.25mm.
- The C<sub>s</sub> pattern routing should be formed by bottom metal (opposite metal of touch PAD).
- ♣ The capacitor which is between VDD and GND is an obligation. It should be placed as close as possible from TS01S.
- The empty space of PCB must be filled with GND pattern to strengthen GND pattern and to prevent external noise that causes interference with the sensing frequency.


#### 7.2 Example - Power Line Split Strategy

#### A. Not split power line (Bad power line design)




- ♣ The noise that is generated by AC load or relay can be loaded at 5V power line.
- ♣ A big inductance might be appeared in case of the connection line between main board and display board is too long, moreover the voltage ripple could be generated by LED (LCD) display driver at VDD (5V).

#### B. Split power line (One 5V regulator used) - Recommended




#### C. Split power line (Separated 5V regulator used) – Strongly recommended



# 8 PACKAGE DESCRIPTION


# 8.1 Mechanical Drawing



#### NOTE:

- 1. Dimensions and tolerances are as per ANSI Y14.5, 1982.
- 2. Package surface to be matte finish VDI 11 ~ 13.
- 3. Die is facing up for mold. Die is facing down for trim/form, ie. Reverse trim/form.
- 4. The footlength measuring is based on the gauge plane method.
- <u>S</u>Dimension is exclusive of mold flash and gate burr.
- Dimension is exclusive of solder plating.

### 8.2 Marking Description



Year Code	Р	R	S	Т	U	V	W	X	Υ	Z
Production Year	2007	2008	2009	2010	2011	2012	2013	2014	2015	2016